



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/840,146	05/06/2004	Helmut Horst Tews	2004 P 51343 US	7404
25962	7590	01/25/2006		
SLATER & MATSIL, L.L.P. 17950 PRESTON RD, SUITE 1000 DALLAS, TX 75252-5793				
			EXAMINER	
			RAO, SHRINIVAS H	
			ART UNIT	PAPER NUMBER
			2814	

DATE MAILED: 01/25/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/840,146

Applicant(s)

TEWS ET AL.

Examiner

Steven H. Rao

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 10 November 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1 and 5-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 1, 5-18 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

***Response to Amendment***

Applicants' amendment faxed on November 08, 2005 has been entered on November 10, 2005 .

Therefore claims 1, 5,6 and 7 as amended by the amendment and claims 8-11 as previously recited and claims 12 to 18 as presently newly added are currently pending in the Application.

Claims 2-4 have been previously cancelled.

***Information Disclosure Statement***

No further Ids after the one filed on May 06, 2005 has been filed in this case.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1,5-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Allison ( U.S. Patent .No. 4,047,195 herein after Allison) as previously applied and further in view of Hwang et al. ( U.S. Patent No. 4,833,516, herein after Hwang).

With respect to claim 1 Allison describes a single crystal semiconductor body having a trench with first sidewall portions of said trench disposed in a first crystallographic plane of the body, ( Allison figure 5 , col.3 lines 35-37).

Allison does not specifically describes a second sidewall portions of said trench disposed in a second crystallographic plane .

However Hwang a patent from the same field of invention describes in figure 4 and col.3 lines 20-42 describes sidewall portions in at least 100 and 110 crystallographic planes to better control the growth of the epitaxial layer to desired thickness which in turn provides a better device made by a simpler process.

Therefore it would have been obvious to one of ordinary skill in the art at the time e of the invention to include Hwang's a second sidewall portions of said trench disposed in a second crystallographic plane In Allison's device. The motivation to make the above combination is to better control the growth of the epitaxial layer to desired thickness which in turn provides a better device made by a simpler process. ( Hwang col.3 lines 10 to 42).

The reaming limitations of claim 1 are :

said first sidewall portions having thereon , silicon dioxide material thermally grown at-a first rate to a uniform thickness ( Allison col.4 lines 5-10, Hwang col.3 lines 10-20) and said second side-wall portions having thereon silicondioxide material thermally grown to substantially said same uniform thickness at a second rate. ( Allison col.4 lines 10-20) .

With respect to claim 5 Allison describes a single crystal semiconductor body comprising a trench formed in a surface of said single crystal semi conductor body, ( Allison col.3 lines 35-37) said trench having sidewall portions being disposed in different crystallographic planes of the body;( Allison fig. 5 # 32,33) first sidewall portions of said

Art Unit: 2814

trench disposed in a first one of the different crystallographic planes; ( Allison fig.5) a first layer of silicon di oxide material grown on said first sidewall portions at a first material and to a first thickness when subjected to a thermal oxidation process; ( Allison col.4 lines 5-10, Hwang col.3 lines 10-20) second sidewall portions of said trench disposed in a second one of the different crystallographic plane's; ( Hwang figure 4 and col.3 lines 20-42 ) and a second layer of silicon dioxide grown on said second sidewall portion at a second rate and on said first layer of said silicon dioxide material at a rate slower than said second rate wherein said first and second sidewall portions of the trench ( allison col.4 lines 30-35, Hwang col.3) are subjected to a thermal oxidation process such that the thickness of said second layer of silicon dioxide on said second sidewall portions is substantially equal to the thickness of both said first and second layers of silicon dioxide on said first side portions.

The recitation , "are subjected to a thermal oxidation process such that the thickness of said second layer of silicon dioxide on said second sidewall portions is substantially equal to the thickness of both said first and second layers of silicon dioxide on said first side portions." Is taken to be a product by process recitation for which patentable weight cannot be given in the presently recited device claims. See in re Fessman, 180 USPQ324,326( CCPA 1974); In re Marosi et al. 218 USPQ289,292 ( Fed. Cir. 1983) and particularly In re Thrope 227 USPQ964, 966 ( Fed. Cir. 1985) see also MPEP 2113.

With respect to claim 6 Allison describes a single crystal semiconductor body comprising: a trench formed in a surface of said single crystal semiconductor body having sidewall portions thereof of said trench -disposed in different crystallographic planes of-said semiconductor body : a relatively thin material on selected sidewall portions ( Allison fig.5 #18, col.2 lines 2 65-68, Hwang)of said trench residing in a first one of said different crystallographic planes; a layer of silicon di oxide grown over said relatively thin material at a first rate by a thermal l oxidation process to a selected thickness; and said silicon dioxide grown at a second rate during said thermal oxidation process on unselected sidewall surface portions of-said trench residing in a second one of said different crystallographic planes, ( see rejections under claims 1and 5 above) said second rate faster than said first rate such that the resulting thickness of said silicon dioxide grown over both the selected sidewall portions and the unselected sidewall portions are substantially uniform ( Allison col.4 lines 30-35, figures 5,8-Hwang fig. 4, etc.)

With respect to claim 7 Allison describes a semiconductor body of claim 5 wherein said first sidewall portions are disposed in the <110> crystallographic plane and said second sidewall portions are disposed in the <100> crystallographic plane. ( Hwang figure 4, etc.)

With respect to claim 8 Allison describes the semiconductor body of claim 6 wherein the relatively thin material is silicon nitride . ( well known in the art e.g. Haung reference in Applicants' IDS).

With respect to claim 9 Allison describes the semiconductor body of claim 6 further comprising another layer of silicon di oxide formed on said relatively thin material such that said another layer of silicon dioxide and said layer of silicon dioxide grown over said relatively thin material have a combined thickness substantially the same as the thickness of said layer of silicon dioxide grown on said unselected surface portions of said semiconductor body . ( rejected for reasons set out under claim 5 above) .

With respect to claim 10 Allison describes the semiconductor body of claim 6 wherein the relatively thin material is less than 20 angstroms . ( Allison col.4 lines 30-43).

With respect to claim 11 Allison describes the semiconductor body of claim 6 wherein the relatively thin material forms a layer which is thinner than the corresponding oxide layer grown on the selected and unselected surface portions. ( Allison col.4 lines 30-35, figures 5-8- equal thickness on side walls).

With respect to claim 12 Allison describes the semiconductor body of claim 6 wherein said first sidewall portions are dispersed in the <110> crystallographic plane and said second sidewall portions are disposed in the <100> crystallographic plane. ( Hwang figure 4 ,etc.)

With respect to claims 13 to 15 Allison describes the semiconductor body of claims 1,5 and 6 wherein said trench is oval shaped. ( Allison figures, Hwang figs.)

With respect to claims 16 and 18 Allison describes the semiconductor body of claim 1 wherein said trench comprises a capacitor in a lower portion and a FET in an upper portion to form a DRAM cell. ( Hwang col.1 line 20, line 30-31, col.2 lines 23-25).

Art Unit: 2814

With respect to claim 17 Allison describes the semiconductor body of claim 5 wherein said trench comprises a capacitor in a lower portion and a FET in an upper portion to form a DRAM cell.( Allison figures Hwang figs. 1, 12 and col.2 lines 23-25).

***Response to Arguments***

Applicant's arguments with respect to previously pending claims have been considered but are moot in view of the new ground(s) of rejection.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven H. Rao whose telephone number is ( 571)272-1718. The examiner can normally be reached on 8.00 to 5.00.

Art Unit: 2814


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fahmy Wael can be reached on (571) 272-1714. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Steven H. Rao  
Patent Examiner

January 19, 2006.



LONG PHAM  
PRIMARY EXAMINER